IASAbout IASDesignHostingPromotionConsultingContact


    VLIW Processors Components













VLIW Processors Components


VLIW is an acronym for: Very Long Instruction Word. This processor architecture implements a type of instruction level parallelism; multiple words executed per processor cycle. Similar to superscalar methods and architectures, it uses several execution units (e.g. 2 multipliers), so processors can execute several instructions at once (e.g. 2 multiplications). It is well suited to problems that can be processed as Single Instruction, Multiple Data: SIMD.

    Top: Computers: Hardware: Components: Processors: VLIW

See Also:

  • VLIW at IBM Research - Very-Long Instruction Word architectures: an alternative way to organize processors. Instead of the trend toward hardware making complex decisions for scheduling machine-level instructions in programs, VLIW systems do scheduling at compile time.
  • Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools - By Joseph A. Fisher, Paolo Faraboschi, Cliff Young; Morgan Kaufmann, 2004, ISBN 1558607668. Technology is removing the gap between embedded and VLIW computing: high-performance methods that seemed too costly for embedded use have become feasible and popul
  • Very Long Instruction Word - Growing entry, with links to many related topics. [Wikipedia]
  • Code-morphing: Fresh as a DAISY - On translating software between x86-based and VLIW processors, mainly IBM's code-morphing chip similar to Transmeta's.
  • VLIW Processors and Trace Scheduling - Descriptions, history, examples, references; in HTML, PDF, and in: The Computer Engineering Handbook, by Vojin Oklobdzija, CRC Press, 2001, ISBN 0849308852.


Help build the largest human-edited directory on the web.
Submit a Site - Open Directory Project - Become an Editor
Click here to add, change or remove your listing

Top


Home | About IAS | Web Design | Web Hosting | Promotion | Consulting | Support | Contact IAS

Copyright © 1995-2009 Internet Advertising Solutions, Inc.
Copyright Notice | Privacy Policy | Site Map | APR









  MySQL - Cache Direct sec.